Computing the hardware complexity of digital transparent satellite processors on the basis of performance requirements