In this paper, a new topology for asymmetrical cascaded multilevel inverter is proposed. The proposed topology consists of series connection of several basic units. Reduction of number of power switches, driver circuits, IGBTs and dc voltage sources are some advantages of the proposed topology in comparison with the conventional cascaded multilevel inverters. In order to generate all output voltage levels, a new algorithm to determine the magnitudes of dc voltage sources is proposed. Finally, to verify the performance of the proposed inverter, the simulation results by using PSCAD/EMTDC software on a 33-level single-phase inverter are used.
A new basic unit for cascaded multilevel inverters with reduced number of power electronic devices
Babaei E.;Cecati C.
2016-01-01
Abstract
In this paper, a new topology for asymmetrical cascaded multilevel inverter is proposed. The proposed topology consists of series connection of several basic units. Reduction of number of power switches, driver circuits, IGBTs and dc voltage sources are some advantages of the proposed topology in comparison with the conventional cascaded multilevel inverters. In order to generate all output voltage levels, a new algorithm to determine the magnitudes of dc voltage sources is proposed. Finally, to verify the performance of the proposed inverter, the simulation results by using PSCAD/EMTDC software on a 33-level single-phase inverter are used.Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
