A technique is presented for variability analysis of large circuits described by neutral delayed differential equations. It is based on a delayed formulation of the partial equivalent element method coupled with stochastic collocation schemes. Pertinent numerical results validate the proposed technique.
Stochastic collocation for uncertainty quantification of systems described by neutral delayed differential equations
Romano D.;Antonini G.;
2017-01-01
Abstract
A technique is presented for variability analysis of large circuits described by neutral delayed differential equations. It is based on a delayed formulation of the partial equivalent element method coupled with stochastic collocation schemes. Pertinent numerical results validate the proposed technique.File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
