Reduced order modeling of delayed PEEC circuits