VALENTE, GIACOMO

VALENTE, GIACOMO  

Dipartimento di Ingegneria e scienze dell informazione e matematica  

Mostra records
Risultati 1 - 20 di 38 (tempo di esecuzione: 0.02 secondi).
Titolo Data di pubblicazione Autore(i) File
4-LOOP: 4-core Leon3 with Linux operating system, OpenMP library and hardware profiling system 1-gen-2015 Valente, G.; Muttillo, V.; Federici, F.; Faccio, M.; Pomante, L.
A-LOOP - AMP system: 2-cores ARM Cortex A9/Linux OS and 4-cores Leon3/Linux OS, OpenMP library and Hardware Profiling system 1-gen-2016 Pomante, L.; Valente, G.; Muttillo, V.; Bufalino, A.; Faccio, M.; Federici, F.
AIPHS: AdaptIve Profiling Hardware Sub-system 1-gen-2016 Pomante, L.; Valente, G.; Bufalino, A.; Muttillo, V.; Faccio, M.; Federici, F.
CC4CS: A Unifying Statement-Level Performance Metric for HW/SW Technologies 1-gen-2017 Muttillo, V.; Valente, G.; Stoico, V.; D’Antonio, F.; Pomante, L.
CC4CS: An off-the-shelf unifying statement-level performance metric for HW/SW technologies 1-gen-2018 Muttillo, V.; Stoico, Vincenzo; Valente, G.; CASO D'ANTONIO, Fabio; Pomante, L.; Salice, F.
A Composable Monitoring System for Heterogeneous Embedded Platforms 1-gen-2021 Valente, G.; Fanni, T.; Sau, C.; Di Mascio, T.; Pomante, L.; Palumbo, F.
Criticality-aware design space exploration for mixed-criticality embedded systems 1-gen-2018 Pomante, L.; Muttillo, V.; Valente, G.
Criticality-driven design space exploration for mixed-criticality heterogeneous parallel embedded systems 1-gen-2018 Muttillo, V.; Valente, G.; Pomante, L.
Design and management of image processing pipelines within CPS: 2 years of experience from the FitOptiVis ECSEL Project 1-gen-2020 Pomante, L.; Palumbo, F.; Rinaldi, C.; Valente, G.; Sau, ; C., and Fanni; T., and Linden; F. V. D., and Basten; T., and Geilen; M., and Peeren; G., and Kadlec; J., and Jaaskelainen; P., and Martinez; M., and Saarinen; J., and Santti; T., and Zedda; M. K., and Sanchez; V., and Goswami; D., and Al-Ars; Z., and Beer; A., D.
Design and management of image processing pipelines within CPS: Acquired experience towards the end of the FitOptiVis ECSEL Project 1-gen-2021 Sau, C.; Rinaldi, C.; Pomante, L.; Palumbo, F.; Valente, G.; Fanni, T.; Martinez, M.; van der Linden, F.; Basten, T.; Geilen, M.; Peeren, G.; Kadlec, J.; Jääskeläinen, P.; Bulej, L.; Barranco, F.; Saarinen, J.; Säntti, T.; Zedda, M. K.; Sanchez, V.; Nikkhah, S. T.; Goswami, D.; Amat, G.; Maršík, L.; van Helvoort, M.; Medina, L.; Al-Ars, Z.; de Beer, A.
Design and validation of multi-core embedded systems under time-to-prototype and high performance constraints 1-gen-2016 Faccio, M.; Federici, F.; Marini, G.; Muttillo, V.; Pomante, L.; Valente, G.
A design methodology for soft-core platforms on FPGA with SMP Linux, OpenMP support, and distributed hardware profiling system 1-gen-2017 Muttillo, V.; Valente, G.; Federici, F.; Pomante, L.; Faccio, M.; Tieri, C.; Ferri, S.
Design space exploration for mixed-criticality embedded systems considering hypervisor-based SW Partitions 1-gen-2018 Muttillo, V.; Valente, G.; Pomante, L.
Dynamic Partial Reconfiguration Profitability for Real-Time Systems 1-gen-2020 Valente, Giacomo; DI MASCIO, Tania; D'Andrea, Gabriella; Pomante, Luigi
An efficient performance-driven approach for HW/SW Co-design 1-gen-2017 Di Pompeo, D.; Incerto, E.; Muttillo, V.; Pomante, L.; Valente, G.
Enhancing an FPGA-Based SMP Embedded Platform with OpenMP Support and Unobtrusive System Monitor 1-gen-2015 Muttillo, (IC. 55) V.; Federici, F.; Pomante, L.; Valente, G.; Faccio, M.; Tieri, C.
An ESL Methodology for HW/SW Co-Design of Monitorable Embedded Systems: The 'Design for Monitorability' Project-Work-in-Progress 1-gen-2020 Valente, G.; Di Mascio, T.; Pomante, L.; Stoico, V.
Exploiting Paravirtualization to Support Time and Space Isolation in Multi-Core Platforms for the Avionic Domain 1-gen-2015 Casalena, (IC. 56) D.; Federici, F.; Pomante, L.; Valente, G.; Andreetti, D.; Pascucci, D.
F-OMP: A Feedback monitoring infrastructure for OpenMP on embedded systems 1-gen-2017 Pomante, L.; Valente, G.; Faccio, M.; Muttillo, V.
A Flexible Profiling Sub-System for Reconfigurable Logic Architectures 1-gen-2016 Valente, Giacomo; Muttillo, Vittoriano; Pomante, L.; Federici, F.; Faccio, M.; Moro, A.; Ferri, S.; Tieri, C.