Through-silicon via capacitance-voltage hysteresis modeling for 2.5-D and 3-D IC