IRIS
VALENTE, GIACOMO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 1.426
EU - Europa 783
AS - Asia 531
SA - Sud America 61
AF - Africa 5
Totale 2.806
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 1.413
IE - Irlanda 304
SG - Singapore 214
CN - Cina 144
RU - Federazione Russa 131
HK - Hong Kong 98
DE - Germania 94
IT - Italia 70
UA - Ucraina 58
BR - Brasile 56
TR - Turchia 44
BE - Belgio 31
SE - Svezia 25
FI - Finlandia 17
FR - Francia 13
CA - Canada 12
ES - Italia 9
CZ - Repubblica Ceca 8
IN - India 6
NL - Olanda 6
GB - Regno Unito 5
VN - Vietnam 4
IL - Israele 3
IR - Iran 3
LT - Lituania 3
BD - Bangladesh 2
BG - Bulgaria 2
GR - Grecia 2
IQ - Iraq 2
PK - Pakistan 2
PL - Polonia 2
AL - Albania 1
AR - Argentina 1
AT - Austria 1
BO - Bolivia 1
CL - Cile 1
DZ - Algeria 1
EC - Ecuador 1
EG - Egitto 1
GE - Georgia 1
ID - Indonesia 1
KG - Kirghizistan 1
KZ - Kazakistan 1
MA - Marocco 1
MX - Messico 1
MY - Malesia 1
OM - Oman 1
PE - Perù 1
PH - Filippine 1
PS - Palestinian Territory 1
SI - Slovenia 1
TN - Tunisia 1
UZ - Uzbekistan 1
ZA - Sudafrica 1
Totale 2.806
Salva come PNG Salva come JPEG
Città #
Chandler 328
Dublin 304
Jacksonville 241
Singapore 149
Boardman 100
Hong Kong 98
Santa Clara 97
Ann Arbor 96
New York 76
Ashburn 45
Izmir 43
Moscow 40
Lawrence 38
Princeton 38
Berlin 36
Brussels 31
Dearborn 22
Wilmington 21
Jinan 16
Nanjing 16
Beijing 13
Des Moines 13
Helsinki 13
Los Angeles 13
Shenyang 13
West Jordan 12
L’Aquila 11
Bremen 9
Carandía 9
Dallas 8
L'aquila 8
Norwalk 8
Olomouc 8
Beauharnois 7
Kitzingen 7
Pescara 7
Rome 7
Council Bluffs 6
São Paulo 6
Changsha 5
Frankfurt am Main 5
Kunming 5
San Mateo 5
Dong Ket 4
Jiaxing 4
Montesilvano Marina 4
Nanchang 4
Pune 4
Toronto 4
Cedar Knolls 3
Falkenstein 3
Guangzhou 3
Hefei 3
London 3
Shanghai 3
Taizhou 3
Tianjin 3
Zhengzhou 3
Ancona 2
Athens 2
Bologna 2
Brasília 2
Cambridge 2
Cixi 2
Espoo 2
Fairfield 2
Fremont 2
Fuzhou 2
Grafing 2
Haikou 2
Hebei 2
Kish 2
Lappeenranta 2
Munich 2
Ningbo 2
Sofia 2
St Petersburg 2
Taiyuan 2
Algiers 1
Almaty 1
Andover 1
Areal 1
Armação dos Búzios 1
Barbacena 1
Basra 1
Bauru 1
Bojonegoro 1
Cagliari 1
Cairo 1
Camaçari 1
Carolina 1
Chengdu 1
Chieti 1
Clifton 1
Cochabamba 1
Colombo 1
Conselheiro Pena 1
Cosenza 1
Delmiro Gouveia 1
Dhaka 1
Totale 2.146
Salva come PNG Salva come JPEG
Nome #
4-LOOP: 4-core Leon3 with Linux operating system, OpenMP library and hardware profiling system 105
A System-Level Methodology for HW/SW Co-Design of Heterogeneous Parallel Dedicated Systems 100
WHICH: Watch over Heterogeneous Multicore ICs to Diagnose Harmful Stalls 99
A-LOOP - AMP system: 2-cores ARM Cortex A9/Linux OS and 4-cores Leon3/Linux OS, OpenMP library and Hardware Profiling system 99
A Model-Based ESL HW/SW Co-Design Framework for Mixed Criticality Systems 98
MECO: An Autonomic Manager For Edge-Computing Platforms 97
Implementing mixed-critical applications on next generation multicore aerospace platforms 89
F-OMP: A Feedback monitoring infrastructure for OpenMP on embedded systems 88
Design and management of image processing pipelines within CPS: 2 years of experience from the FitOptiVis ECSEL Project 83
AIPHS: AdaptIve Profiling Hardware Sub-system 82
Design and validation of multi-core embedded systems under time-to-prototype and high performance constraints 78
SPOF—Slave Powerlink on FPGA for Smart Sensors and Actuators Interfacing for Industry 4.0 Applications 76
HEPSIM: An ESL HW/SW co-simulator/analysis tool for heterogeneous parallel embedded systems 72
CC4CS: An off-the-shelf unifying statement-level performance metric for HW/SW technologies 71
Simulation-Based Analysis of a Hardware Mechanism to Support Isolation in Mixed-Criticality Network on Chip 69
Design space exploration for mixed-criticality embedded systems considering hypervisor-based SW Partitions 66
Criticality-driven design space exploration for mixed-criticality heterogeneous parallel embedded systems 66
Criticality-aware design space exploration for mixed-criticality embedded systems 65
An efficient performance-driven approach for HW/SW Co-design 64
MONICA “On-the-Job” Technology-Enhanced Learning Environment: An Empirical Evaluation 64
Hardware performance sniffers for embedded systems profiling 63
A Flexible Profiling Sub-System for Reconfigurable Logic Architectures 62
A lightweight , hardware-based support for isolation in mixed-criticality Network-on-Chip architectures 62
Dynamic Partial Reconfiguration Profitability for Real-Time Systems 62
Hepsycode-RT: A real-time extension for an ESL HW/SW Co-design methodology 61
Enhancing an FPGA-Based SMP Embedded Platform with OpenMP Support and Unobtrusive System Monitor 59
Exploiting Paravirtualization to Support Time and Space Isolation in Multi-Core Platforms for the Avionic Domain 59
A design methodology for soft-core platforms on FPGA with SMP Linux, OpenMP support, and distributed hardware profiling system 58
Design and management of image processing pipelines within CPS: Acquired experience towards the end of the FitOptiVis ECSEL Project 58
Run-Time Monitoring and Trace Analysis Methodology for Component-based Embedded Systems Design Flow 57
MONICA vision: An approach, a model and the interactive tools for cyber-physical systems designers 55
CC4CS: A Unifying Statement-Level Performance Metric for HW/SW Technologies 54
Hardware Mechanisms to Support Profiling in Many-Core Embedded Systems 53
An ESL Methodology for HW/SW Co-Design of Monitorable Embedded Systems: The 'Design for Monitorability' Project-Work-in-Progress 52
null 52
Self-adaptive loop for CPSs: is the Dynamic Partial Reconfiguration profitable? 50
An investigation of dynamic partial reconfiguration offloading in hard real-time systems. 44
HW/SW Co-Simulator for Embedded Heterogeneous Parallel Systems 42
Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project 35
SLIDE-x-ML: System-Level Infrastructure for Dataset E-xtraction and Machine Learning Framework for High-Level Synthesis Estimations 32
Fine-Grained QoS Control via Tightly-Coupled Bandwidth Monitoring and Regulation for FPGA-based Heterogeneous SoCs 23
SystemC-based Co-Simulation/Analysis for System-Level Hardware/Software Co-Design 23
Analysis of Reconfiguration Delay in Heterogeneous Systems-on-Chip via Traffic Injection 22
Layering the monitoring action for improved flexibility and overhead control: work-in-progress 21
An Intelligent Informative Totem Application Based on Deep CNN in Edge Regime 20
Injecting hypervisor-based software partitions into Design Space Exploration activities considering mixed-criticality requirements 17
Work-In-Progress: Cyber-Physical Systems and Dynamic Partial Reconfiguration Scalability: opportunities and challenges 16
Time Bands: A Software Approach for Timing Analysis on Resource Constrained Systems 15
A framework for integrated monitoring of real-time embedded SoC 14
Educating Artificial Intelligence following the Child Learning Development Trajectories 12
Fine-Grained QoS Control via Tightly-Coupled Bandwidth Monitoring and Regulation for FPGA-Based Heterogeneous SoCs 12
System-Level Timing Performance Estimation Based on a Unifying HW/SW Performance Metric 9
Invited Paper: On the Granularity of Bandwidth Regulation in FPGA-Based Heterogeneous Systems on Chip 6
Totale 2.911
Salva come PNG Salva come JPEG
Categoria #
all - tutte 14.050
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 14.050
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2019/202075 0 0 0 0 0 0 0 0 35 12 0 28
2020/2021258 7 32 0 36 32 6 52 2 41 5 40 5
2021/2022207 5 4 0 8 20 4 15 21 17 20 15 78
2022/2023834 51 76 25 101 52 99 0 52 334 13 13 18
2023/2024385 25 9 13 14 23 134 2 23 1 22 18 101
2024/2025816 30 17 94 37 114 66 183 86 189 0 0 0
Totale 2.911